Texas Instruments SN74CBTLV3251DR Handleiding

Bekijk gratis de handleiding van Texas Instruments SN74CBTLV3251DR (23 pagina’s), behorend tot de categorie Niet gecategoriseerd. Deze gids werd als nuttig beoordeeld door 62 mensen en kreeg gemiddeld 4.3 sterren uit 7 reviews. Heb je een vraag over Texas Instruments SN74CBTLV3251DR of wil je andere gebruikers van dit product iets vragen? Stel een vraag



   

SCDS054I − MARCH 1998 − REVISED OCTOBER 2003

1

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

D5-Ω Switch Connection Between Two Ports

DRail-to-Rail Switching on Data I/O Ports

DIoff Supports Partial-Power-Down Mode

Operation

DLatch-Up Performance Exceeds 100 mA Per

JESD 78, Class II

1

2

3

4

5

6

7

8

16

15

14

13

12

11

10

9

B4

B3

B2

B1

A

NC

OE

GND

VCC

B5

B6

B7

B8

S0

S1

S2

D, DBQ, DGV, OR PW PACKAGE

(TOP VIEW)

NC − No internal connection

RGY PACKAGE

(TOP VIEW)

1 16

8 9

2

3

4

5

6

7

15

14

13

12

11

10

B5

B6

B7

B8

S0

S1

B3

B2

B1

A

NC

OE

B4

S2 V

GND

CC

NC − No internal connection

description/ordering information

The SN74CBTLV3251 device is a 1-of-8 high-speed FET multiplexer/demultiplexer. The low on-state resistance

of the switch allows connections to be made with minimal propagation delay.

The select inputs (S0, S1, S2) control the data ow. The FET multiplexers/demultiplexers are disabled when

the output-enable (OE) input is high.

This device is fully specied for partial-power-down applications using Ioff. The Iofffeature ensures that

damaging current will not backflow through the device when it is powered down. The device has isolation during

power off.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup

resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

T

APACKAGE†ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

QFN − RGYTape and reelSN74CBTLV3251RGYRCL251

SOIC D

Tube SN74CBTLV3251D

CBTLV3251

40° °C to 85C

SOIC − DTape and reelSN74CBTLV3251DRCBTLV3251

−40° °C to 85CSSOP (QSOP) − DBQTape and reelSN74CBTLV3251DBQRCL251

TSSOP − PWTape and reelSN74CBTLV3251PWRCL251

TVSOP − DGVTape and reelSN74CBTLV3251DGVRCL251

†Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines

are available at www.ti.com/sc/package.

Copyright  2003, Texas Instruments Incorporated

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

  !"#$%&" ' ()##*& %' "! +),-(%&" .%&*/

#".)(&' ("!"#$ &" '+*(!(%&"' +*# &0* & *#$' "! *1%' '&#)$*&'

'&%.%#. 2%##%&3/ #".)(&" +#"(*''4 ."*' "& *(*''%#-3 (-).*

&*'&4 "! %-- +%#%$*&*#'/

Product specificaties