Advantech PCI-1712 Handleiding
Advantech
Niet gecategoriseerd
PCI-1712
Bekijk gratis de handleiding van Advantech PCI-1712 (4 pagina’s), behorend tot de categorie Niet gecategoriseerd. Deze gids werd als nuttig beoordeeld door 2 mensen en kreeg gemiddeld 4.6 sterren uit 1.5 reviews. Heb je een vraag over Advantech PCI-1712 of wil je andere gebruikers van dit product iets vragen? Stel een vraag
Pagina 1/4
1 Startup Manual
STARTUP MANUAL
PCI-1712/1712L
1 MS/s, 12-bit, 16-ch High-Speed
Multifunction card
Before installation, please make sure that you have
received the following:
• PCI-1712, PCI-1712L card
• Driver CD
• Quick Start User Manual
If anything is missing or damaged, contact your
distributor or sales representative immediately.
For more detailed information on this product,
please refer to the PCI-1712 User Manual on the
CD-ROM (PDF format).
CD:\Documents\Hardware Manuals\PCI\PCI-1712
FCC Class A
This equipment has been tested and found to comply with
the limits for a Class A digital device, pursuant to part 15 of
the FCC Rules. These limits are designed to provide reason-
able protection against harmful interference when the
equipment is operated in a commercial environment. This
equipment generates, uses, and can radiate radio frequency
energy and, if not installed and used in accordance with the
instruction manual, may cause harmful interference to radio
communications. Operation of this equipment in a residen-
tial area is likely to cause interference in which case the
user is required to correct interference at his own expense.
CE
This product has passed the CE test for environmental spec-
ifications when shielded cables are used for external wiring.
We recommend the use of shielded cables. This kind of
cable is available from Advantech. Please contact your local
supplier for ordering information.
The PCI-1712/1712L is a powerful high-speed mul-
tifunction DAS card for PCI bus. It features a 1MHz
12-bit A/D converter, an on-board FIFO buffer
(storing up to 1K samples for A/D, and up to 32K
samples for D/A conversion). The PCI-1712/1712L
provides a total of up to 16 single-ended or 8 differ-
ential A/D input channels or a mixed combination, 2
12-bit D/A output channels, 16 digital input/output
channels, and 3 10MHz 16-bit multifunction counter
channels.PCI-1712/1712L provides specific func-
tions for different user requirments.
Digital Input/Output
Analog Iutput
Packing List Specifications
User Manual
Declaration of Conformity
Overview
Notes
For more information on this and other Advantech
products, please visit our websites at:
http://www.advantech.com/eAutomation
For technical support and service:
http://www.advantech.com/support/
This startup manual is for PCI-1712/1712L.
Part No.2003171210 1st Edition
June 2007
Input Channels
16 bi-directional
Number of Ports 2
Input Voltage
Low 0.8 V max.
High 2.0V min.
Output Voltage
Low 0.5 V max. @ + 24 mA (sink)
High 2.4V min. @ - 15 mA (source)
Channels
16 single-ended or 8 differential or combi-
nation
Resolution 12-bit
FIFO Size 1K samples
Max. Sampling
Rate
Milti-channel, single gain: MS/s
Milti-channel, multi gain: 600kS/s
Milti-channel, multi gain, unipolar/bipolar:
400kS/s
Conversion
Time
500 ns
Input range
and Gain List
Gain 0.5 1 2 4 8
UnipolarN/A 0~10 0~5 0~2.5 0~1.25
Bipolar ±10 ±5 ±2.5 ±1.25 ±0.625
Drift
Gain 0.5 1 2 4 8
Zero(µV
/°C)
±80 ±30 ±30 ±30 ±30
Gain(pp
m/°C)
±30 ±30 ±30 ±30 ±30
Small Signal
Bandwidth for
PGA
Gain 0.5 1 2 4 8
Band-
width
4.0
MHz
4.0
MHz
2.0
MHz
1.5
MHz
0.65
MHz
Common Mode
Voltage
±11 V max. (operational)
Max. Input
Voltage
±20 V
Input Protect 30 Vp-p
Input
Impedance
100 M Ω/10pF(Off); 100 M Ω/100pF(On)
Trigger Mode
Software, on-board programmable pacer
or external, pre-trigger, post-trigger, delay-
trigger, about-trigger
Accuracy
DC
DNLE: ±1LSB
INLE: ±3LSB
Offset error: < 1 LSB
Gain 0.5 1 2 4 8
Gain
error
(% FSR)
0.15 0.03 0.03 0.05 0.1
AC
SNR: 68 dB
ENOB: 11 bits
THD: -75 dB typical
External TTL
Trigger Input
Low 0.8 V max.
High 2.0 V min.
External Ana-
log Trigger
Input
Range -10V to + 10 V
Resolution 8-bit
Impedence
100 M Ω/10 pF typical
Clock Output
Low 0.5 V max.@ +24 mA
High 2.4 V min. @ -15 mA
Trigger Output
Low 0.5 V max.@ +24 mA
High 2.4 V min. @ -15 mA
2 Startup Manual
Analog Output (PCI-1712 only)
Counter/Timer
General
Software Installation
Hardware Installation
1. Turn off your computer and unplug the power cord
and cables. TURN OFF your computer before
installing or removing any components on the com-
puter.
2. Remove the cover of your computer.
3. Remove the slot cover on the back panel of your
computer.
4. Touch the metal part on the surface of your computer
to neutralize the static electricity that might be on
your body.
5. Insert the PCI-1712,1712L card into a PCI slot. Hold
the card only by its edges and carefully align it with
the slot. Insert the card firmly into place. Use of
excessive force must be avoided; otherwise, the card
might be damaged.
6. Fasten the bracket of the PCI card on the back panel
rail of the computer with screws.
7. Connect appropriate accessories (68-pin cable, wir-
ing terminals, etc. if necessary) to the PCI card.
8. Replace the cover of your computer chassis. Re-con-
nect the cables you removed in step 2.
9. Plug in the power cord and turn on the computer.
Specifications
Channels 2
Resolution 12-bit
FIFO Size 32K samples
Operation Mode
Single output, continuous output,
waveform output
Output Range
(Internal & Exter-
nal Reference)
Using Internal
Reference
0~+5V, 0~+10 V
-5~+5V, -10~+10V
Using External
Reference
0 ~ + x V @ + x V
(- 10
≤ ≤x 10)
-x ~ + x V @ + x V
(- 10
≤ ≤x 10)
Accuracy
Relative ±1 LSB
Differential
Non-linearity
±1 LSB
(monotonic)
Offset < 1 LSB
Slew Rate 20 V / µs
Drift 10 ppm / °C
Driving Capability ±10 mA
Max. Transfer
Rate
Single channel: 1 MS/s max. for FSR
Dual channel: 500 kS/s max. for FSR
Output Impedance
0.1 Ω max.
Digital Rate 5 MHz
Settling Time 2 µs(to ±1/2 LSB of FSR)
External Clock
Input
Low 0.8 V max.
High 2.0 V min.
External TTL
Trigger Input
Low 0.8 V max.
High 2.0 V min.
Channels 3
Resolution 16-bit
Compatibility TTL level
Base Clock 10 MHz, 1 MHz, 100 MHz, 10 kHz
Max. Input
Frequency
10 MHz
Clock Input
Low 0.8 V max.
High 2.0 V min.
Gate Input
Low 0.8 V max.
High 2.0 V min.
Counter
Output
Low 0.5 V max. @ +24mA
High 2.4 V min. @ -15mA
I/O Connector
Type
68-pin SCSI-II female
Dimensions 175 mm x 100 mm ( 6.9" x 3.9" )
Power
Consumption
Typical
+5 V @ 850mA
+12 V @ 960mA
Max.
+5 V @ 1A
+12 V @ 700mA
Temperature
Operation
0 ~ +60°C ( 32~ 140°F )
(refer to IEC 68 -2 - 1 ,2)
Storage -20 ~ +85°C ( -4 ~185°F )
Relative
Humidity
5 ~ 95% RH non-condensing
( refer to IEC 68-2-3)
Certication CE certified
Installation
3 Startup Manual
*: Pins 20, 22~25, 54, 56~59 are not defined on PCI-
1712L.
PIN Assignment
Signal Name Reference DirectionDescription
AI<0..15> AIGND Input
Analog Input Channels 0
through 15. Each channel
pair, AI<i, i+8> (i = 0...7),
can be configured as either
one differential input or two
single-ended inputs.
AIGND - -
Analog Input Ground.
These pins are the refer-
ence points for single-
ended measurements and
the bias current return point
for differential measure-
ments. All three ground ref-
erences - AIGND, AOGND,
and DGND - are connected
together on the PCI-1712
card.
AO0_REF
AO1_REF
AOGND Input
Analog Channel 0 Out-
put External Reference.
This is the external refer-
ence input for the analog
output channel 0/1 circuity.
ANA_TRG AIGND Input
Analog Threshold Trig-
ger. This pin is the analog
input threshold trigger input
AO0_OUT
AO1_OUT
AOGND Output
Analog Channels 0 Out-
put. This pin supplies the
voltage output of the ana-
log output channel 0/1.
AI_CLK DGND Input
Analog Input external
clock input. This is the
external clock input for the
analog input.
AI_TRG DGND Input
Analog Input TTL Trigger.
This is the TTL trigger for
analog trigger.
AOGND - -
Analog Output Ground.
The analog output voltages
are referenced to these
nodes. All three ground ref-
erences - AIGND, AOGND,
and DGND - are connected
together on your PCI -1712
card.
CNT0_CLK DGND Input
Counter 0 Clock Input.
This pin is the counter 0
external clock input (up to
10 MHz), counter 0 clock
can be wither internal set
by software.
CNT0_GATE DGND Input
Counter 0 Gate Input.
This pin is for counter 0
gate control, see 82C54
data sheer for detailed
information.
CNT0_OUT DGND Output
Counter 0 Output. This
pin is counter 0 output, see
82C54 data sheer for
detailed information.
CNT1_CLK DGND Input
Counter 1 Clock Input.
This pin is the counter 1
external clock input (up to
10 MHz), counter 1 clock
can be wither internal set
by software.
CNT1_GATE DGND Input
Counter 1 Gate Input.
This pin is for counter 1
gate control, see 82C54
data sheer for detailed
information.
CNT1_OUT DGND Output
Counter 1 Output. This
pin is counter 1 output, see
82C54 data sheer for
detailed information
CNT2_CLK DGND Input
Counter 2 Clock Input.
This pin is the counter 2
external clock input (up to
10 MHz), counter 2 clock
can be wither internal set
by software.
CNT2_GATE DGND Input
Counter 2 Gate Input.
This pin is for counter 2
gate control, see 82C54
data sheer for detailed
information.
CNT2_OUT DGND Output
Counter 2 Output. This
pin is counter 2 output, see
82C54 data sheer for
detailed information.
+12V DGND Output
+12 VDC Source. This pin
is +12 V power supply.
+5V DGND Output
+5 VDC Source. This pin is
+5 V power supply.
NC - -
No Connection. These
pins serve no connection.
Product specificaties
| Merk: | Advantech |
| Categorie: | Niet gecategoriseerd |
| Model: | PCI-1712 |
Heb je hulp nodig?
Als je hulp nodig hebt met Advantech PCI-1712 stel dan hieronder een vraag en andere gebruikers zullen je antwoorden
Handleiding Niet gecategoriseerd Advantech
30 Juli 2025
30 Juli 2025
30 Juli 2025
30 Juli 2025
30 Juli 2025
30 Juli 2025
30 Juli 2025
30 Juli 2025
30 Juli 2025
30 Juli 2025
Handleiding Niet gecategoriseerd
- Celexon
- Talkaphone
- Gentrax
- Götze & Jensen
- Pyle
- Legamaster
- Starburst
- Tripp
- Chipolino
- Swann
- Merkel
- Silicon Power
- Jonard Tools
- XGIMI
- Tablo
Nieuwste handleidingen voor Niet gecategoriseerd
30 Juli 2025
30 Juli 2025
30 Juli 2025
30 Juli 2025
30 Juli 2025
30 Juli 2025
30 Juli 2025
30 Juli 2025
30 Juli 2025
30 Juli 2025