Texas Instruments SN74CBT16245CDL Handleiding

Texas Instruments Niet gecategoriseerd SN74CBT16245CDL

Lees hieronder de 📖 handleiding in het Nederlandse voor Texas Instruments SN74CBT16245CDL (18 pagina's) in de categorie Niet gecategoriseerd. Deze handleiding was nuttig voor 19 personen en werd door 2 gebruikers gemiddeld met 4.5 sterren beoordeeld

Pagina 1/18



   

      

SCDS139 − OCTOBER 2003

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

DMember of the Texas Instruments

Widebus Family

DUndershoot Protection for O-Isolation on

A and B Ports Up to −2 V

DBidirectional Data Flow, With Near-Zero

Propagation Delay

DLow ON-State Resistance (ron)

Characteristics (ron = 3 Ω Typical)

DLow Input/Output Capacitance Minimizes

Loading and Signal Distortion

(Cio(OFF) = 5.5 pF Typical)

DData and Control Inputs Provide

Undershoot Clamp Diodes

DLow Power Consumption

(ICC = 3 A Max)µ

DVCC Operating Range From 4 V to 5.5 V

DData I/Os Support 0 to 5-V Signaling Levels

(0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V)

DControl Inputs Can be Driven by TTL or

5-V/3.3-V CMOS Outputs

DIoff Supports Partial-Power-Down Mode

Operation

DLatch-Up Performance Exceeds 100 mA Per

JESD 78, Class II

DESD Performance Tested Per JESD 22

− 2000-V Human-Body Model

(A114-B, Class II)

− 1000-V Charged-Device Model (C101)

DSupports Both Digital and Analog

Applications: PCI Interface, Memory

Interleaving, Bus Isolation, Low-Distortion

Signal Gating

description/ordering information

ORDERING INFORMATION

TAPACKAGE†ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

SSOP DL

Tube SN74CBT16245CDL

CBT16245C

SSOP − DL Tape and reel SN74CBT16245CDLR CBT16245C

−40° °C to 85 C

TSSOP DGG

Tube SN74CBT16245CDGG

CBT16245C

TSSOP − DGG

Tape and reel SN74CBT16245CDGGR

CBT16245C

TVSOP − DGV Tape and reel SN74CBT16245CDGVR CY245C

†Package drawings, standard packing quantities, thermal data, symbolization, and PCB design

guidelines are available at www.ti.com/sc/package.

DGG, DGV, OR DL PACKAGE

(TOP VIEW)

1B1

1B2

GND

1B3

1B4

VCC

1B5

1B6

GND

1B7

1B8

2B1

2B2

GND

2B3

2B4

VCC

2B5

2B6

GND

2B7

2B8

1OE

1A1

1A2

GND

1A3

1A4

VCC

1A5

1A6

GND

1A7

1A8

2A1

2A2

GND

2A3

2A4

VCC

2A5

2A6

GND

2A7

2A8

2OE

NC − No internal connection

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

  !" # $%&" !#  '%()$!" *!"&+

*%$"# $ " #'&$$!"# '& ",& "&#  &-!# #"%&"#

#"!*!* .!!"/+ *%$" '$&##0 *&# " &$&##!)/ $)%*&

"&#"0  !)) '!!&"&#+

Widebus is a trademark of Texas Instruments.



   

         

SCDS139 − OCTOBER 2003

2POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

description/ordering information (continued)

The SN74CBT16245C is a high-speed TTL-compatible FET bus switch with low ON-state resistance (r on),

allowing for minimal propagation delay. Active Undershoot-Protection Circuitry on the A and B ports of the

SN74CBT16245C provides protection for undershoot up to −2 V by sensing an undershoot event and ensuring

that the switch remains in the proper OFF state.

The SN74CBT16245C is organized as two 8-bit bus switches with separate output-enable (1OE , 2OE) inputs.

It can be used as two 8-bit bus switches or as one 16-bit bus switch. When OE is low, the associated 8-bit bus

switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When

OE is high, the associated 8-bit bus switch is OFF and the high-impedance state exists between the A and B

ports.

This device is fully specied for partial-power-down applications using Ioff. The Ioff feature ensures that

damaging current will not backflow through the device when it is powered down. The device has isolation during

power off.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup

resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

FUNCTION TABLE

(each 8-bit bus switch)

INPUT

INPUT/OUTPUT

FUNCTION

INPUT

INPUT/OUTPUT

FUNCTION

L B A port = B port

H Z Disconnect

logic diagram (positive logic)

1A1 SW 1B1

1A8

1OE

SW 1B8

2A1 SW 2B1

2A8

2OE

SW 2B8



   

         

SCDS139 − OCTOBER 2003

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

simplified schematic, each FET switch (SW)

EN†

†EN is the internal enable signal applied to the switch.

Undershoot

Protection Circuit

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ‡

Supply voltage range, VCC −0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Control input voltage range, VIN (see Notes 1 and 2) −0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Switch I/O voltage range, VI/O

(see Notes 1, 2, and 3) −0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Control input clamp current, IIK (VIN < 0) −50 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

I/O port clamp current, II/OK (VI/O < 0) −50 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

ON-state switch current, II/O (see Note 4) ±128 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Continuous current through VCC or GND terminals ±100 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Package thermal impedance, θJA (see Note 5): DGG package 70°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

DGV package 58°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

DL package 63°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Storage temperature range, Tstg −65° °C to 150 C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

‡Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and

functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not

implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are with respect to ground unless otherwise specified.

2. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

3. VI and VO are used to denote specific conditions for V

I/O.

4. II and I

O are used to denote specific conditions for I

I/O.

5. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 6)

MIN MAX UNIT

VCC Supply voltage 4 5.5 V

VIH High-level control input voltage 2 5.5 V

VIL Low-level control input voltage 0 0.8 V

VI/O Data input/output voltage 0 5.5 V

TAOperating free-air temperature −40 85 C°

NOTE 6: All unused control inputs of the device must be held at V

CC or GND to ensure proper device operation. Refer to the TI application report,

Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Product specificaties

Merk:	Texas Instruments
Categorie:	Niet gecategoriseerd
Model:	SN74CBT16245CDL
Breedte:	16 mm
Diepte:	7.59 mm
Hoogte:	2.54 mm
Breedte verpakking:	14.24 mm
Diepte verpakking:	473.7 mm
Hoogte verpakking:	5.11 mm
Soort:	Logic IC
Type verpakking:	SSOP
Aantal per verpakking:	25 stuk(s)
Temperatuur bij opslag:	-65 - 150 °C
Bedrijfstemperatuur (T-T):	-40 - 85 °C
Aantal pinnen:	48
Breedte (met pennen):	16 mm
Diepte (met pennen):	10.67 mm
Hoogte (met pennen):	2.79 mm